trevorb98/CE2801-Workspace
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

class done

Browse Source
This commit is contained in:
Trevor Barnes
2019-11-24 23:51:24 -06:00
parent 454bed8831
commit ecd65b11b4
50 changed files with 9495 additions and 2088 deletions
Download Patch File Download Diff File Expand all files Collapse all files

33
lab8adc/Src/timer.s
View File

@@ -1,31 +1,38 @@
.syntax unified
.cpu cortex-m4
.thumb
.section
.text
# timer.s
# Trevor Barnes
# CE2801-031
.syntax unified
.cpu cortex-m4
.thumb
.section .text
.global timerInit
.equ CCMR_OCC1M_PWM, 0x18
.equ CCMR_OC1PE, 1<<4
.equ AFRL_TIM3_CH1_EN, 1<<4
.equ AFRL_OFFSET, 0x20
.equ CCMR_OFFSET, 0x18
.equ TIM3_BASE, 0x24
.global timerInit
timerInit:
push {r0-r4, lr}
#Alt func low reg for TIM3
ldr r1, [r0, #AFRL_OFFSET]
bic r1, #16, #4
bfc r1, #16, #4
orr r1, r1, #AFRL_TIM3_CH1_EN
str r1, [r0, #AFRL_OFFSET]
#Enable CCMR1 for preload and set pwm
#Allows for the modification of the pulse
ldr r0, =TIM3_BASE
ldr r1, [r0, #CCMR_OFFSET]
bfc r1, #4, #3
mov r2, #CCMR_OCC1M_PWM
orr r2, r2, #CCMR_OCC1PE
orr r2, r2, #CCMR_OC1PE
orr r1, r1, r2
str r1, [r0, #CCMR_OFFSET]
#Enable CCER to for TIM3 (TIC)
#Every 10 seconds, sample
pop{r0, r4}
bx lr